ホーム > 丸山勉/ Maruyama, Tsutomu

丸山勉

ALUMNI 2025年7月現在、筑波大学が主たる所属機関ではありません

Maruyama, Tsutomu

システム情報系 , 教授
Faculty of Engineering, Information and Systems , Professor

http://www.darwin.esys.tsukuba.ac.jp

オープンアクセス版の論文は「つくばリポジトリ」で読むことができます。

41. A region merging approach for image segmentation on FPGA D; B. K. Trieu; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2012) 739 (2012) Semantic Scholar
42. An FPGA acceleration of a level set segmentation method Haruhisa, Tsuyama; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2012) 414 (2012) Semantic Scholar
43. An Acceleration of a Graph Cut Segmentation with FPGA Daichi, Kobori; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2012) 407 (2012) Semantic Scholar
44. Real-time Corner and Polygon Detection System on FPGA Chunmeng, Bi; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2012) 451 (2012) Semantic Scholar
45. FPGA Acceleration of CDO pricing based on correlation expansions Zheng, Zhi Shun; Tsutomu Maruyama
International Workshop on Highly-Ecient Accelerators and Recon gurable Technologies (HEART2012) (2012)
46. FPGAを用いたLevel Set法の高速計算津山, 治久; 丸山, 勉
IEICE technical report. Artificial intelligence and knowledge-based processing 112: 95 (2012)
47. FPGAを用いたグラフカットセグメンテーションの高速化小堀, 大智; 丸山, 勉
IEICE technical report. Artificial intelligence and knowledge-based processing 112: 1 (2012)
48. Variable and Clause Elimination in SAT problems using an FPGA M., Suzuki; Tsutomu Maruyama
International Conference on Field-Programmable Technology (FPT2011) 1-8 (2011) Semantic Scholar
49. An FPGA Solver for SAT-encoded Formal Veri cation Problems K.Kanazawa; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2011) 38-43 (2011)
50. FPGAによるSAT問題のプリプロセッサの実現(アプリケーション) 鈴木, 将之; 丸山, 勉
IEICE technical report 111: 105 (2011) Semantic Scholar
51. An Implementation of the Mean Shift Filter on FPGA D; B. K. Trieu; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2011) 111: 219-224 (2011) Semantic Scholar
52. An FPGA Solver for SAT-encoded Formal Verification Problems Kanazawa,Kenji; Maruyama,Tsutomu
21st International Conference on Field Programmable Logic and Applications (2011)
53. An Implementation of the Mean Shift Filter on FPGA D; B. K. Trieu; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2011) 219-224 (2011) Semantic Scholar
54. Accelerating HMMER search using FPGA Grid T., Takagi; Tsutomu Maruyama
Parallel Computing with FPGAs (ParaFPGA2011) 587-594 (2011)
55. FPGAを用いた Mean-Shift フィルタの高速計算チュウ, ダン・バー・カク; 丸山, 勉
電子情報通信学会技術研究報告. RECONF, リコンフィギャラブルシステム : IEICE technical report 111: 13 (2011)
56. FPGAによるDP-Treeアルゴリズムを用いたステレオビジョンシステムの構築(画像処理) 金, 曼璽; 丸山, 勉
IEICE technical report 111: 19 (2011)
57. An FPGA implementation of full-search variable block size motion estimation S., Asano; Zheng Zhi Shun; Tsutomu Maruyama
International Conference on Field-Programmable Technology (FPT2010) 399-402 (2010) Semantic Scholar
58. Real-time detection of line segments on FPGA Jianyun, Zhu; Tsutomu Maruyama
International Conference on Field-Programmable Technology (FPT2010) 192-199 (2010) Semantic Scholar
59. An Approach for Solving Large SAT Problems on FPGA K., Kanazawa; Tsutomu Maruyama
ACM Transactions on Recon gurable Technology and Systems, 2010 4: (2010) Semantic Scholar
60. Sum of Absolute Di erences Implementation on FPGA for Stereo vision and Optical ow H., Niitsuma; Tsutomu Maruyama
International Conference on Field Programmable and Applications (FPL2010) 167-170 (2010)

« 1 2 3 4 5 … 7 »

1. FPGA原理和結構保範, 長名; 勉, 丸山; 佳樹, 山口 (担当:分担執筆, 範囲:PLD/FPGA応用案例)
人民郵電出版社 2019年3月
2. Principles and Structures of FPGA Osana, Yasunori; Tsutomu, Maruyama; Yamaguchi, Yoshiki (担当:分担執筆, 範囲:Program Logic Devices (PLDs) in Practical Applications)
Springer Nature Singapore 2018年4月 (ISBN: 9789811308239)
3. FPGAの原理と構成長名, 保範; 丸山, 勉; 山口, 佳樹 (担当:分担執筆, 範囲:PLD/FPGAの応用事例)
オーム社 2016年4月 (ISBN: 9784274218644)

1. FPGA-based implementation of stereo disparity map using semi-global matching for crop height measurement Firmansyah, Iman; Yamaguchi, Yoshiki; Maruyama, Tsutomu; Matsuura, Yuta; Heming, Zhang; Kawai, Shin; Nobuhara, Hajime
International Workshop on Machine Learning for Cyber-Agricultural Systems 2021年11月2日
2. Z(2)-ZNCC: ZigZag Scanning based Zero-means Normalized Cross Correlation for Fast and Accurate Stereo Matching on Embedded GPU Chang, Qiong; Zha, Aolong; Wang, Weimin; Liu, Xin; Onishi, Masaki; Maruyama, Tsutomu
38th IEEE International Conference on Computer Design (ICCD) 2020年10月18日
3. 評価値が多峰性を有する自律移動ロボットの走行制御へのモンテカルロモデル予測制御の適用戸田, 達也; 仲谷, 真太郎; 伊達, 央; 丸山, 勉
第62回自動制御連合講演会 2019年11月8日日本機械学会
4. An Implementation of Non-Local Means Algorithm on FPGA Koizumi, Hayato; Maruyama, Tsutomu
Conference on Parallel Computing - Technology Trends (ParCo) 2019年9月10日
5. FAST CONVOLUTION KERNELS ON PASCAL GPU WITH HIGH MEMORY EFFICIENCY Chang, Qiong; Onishi, Masaki; Maruyama, Tsutomu
26th High Performance Computing Symposium (HPC) / Spring Simulation Multiconference (SpringSim) 2018年4月15日
6. How fast is an FPGA in image processing? SAEGUSA, Takashi; MARUYAMA, Tsutomu; YAMAGUCHI, Yoshiki
IEICE Technical Committee on Reconfigurable Systems (RECONF) 2008年5月22日
7. An FPGA Implementation of Multiple Sequence Alignment Based on Carrillo-Lipman Method Shingo, Masuno; Tsutomu, Maruyama; Yoshiki, Yamaguchi; Konagaya, Akihiko
International Conference on Field Programmable and Logic Applications 2007年8月27日
8. Multidimensional Dynamic Programming for Homology Search on Distributed Systems Shingo, Masuno; Tsutomu, Maruyama; Yoshiki, Yamaguchi; Akihiko, Konagaya
European Conference on Parallel Processing 2006年8月28日
9. FPGAを用いた繰り返し囚人のジレンマの高速計算山口佳樹; 丸山勉; 星野力
情報処理学会第58回全国大会
10. GPU Acceleration of Multi-object Tracking with Motion Vector interpolation and Affine Transformation Kunimoto, Yoshiki; Qiong, Chang; Yamaguchi, Yoshiki; Tsutomu Maruyama
34th IEEE International Conference on Application-specific Systems, Architectures and Processors